This research is purposed to increase computer function into a time driven to support real time system. This purposed would the processor can work according to determined time variable and can work optimally in a certained deadline. The first approachment to design some of processor that has a different bit space 64, 32, 16 and 8 bits. Each processor will be separated by selector/arbiter priority of a task. In addition, the design of the above processors are designed as a counter with varying levels of accuracy (variable precision computing). The selection is also done by using statistical control in the task are observed by the appearance of controller mounted on the front of the architecture bit space the second approach above. The last approach to 'add' certainty in the form of interval arithmetic precision cutting task that can be the upper bound and lower bound of the area (bounds). These four approachment can be structured orthogonally into a processor/several processors by introducing a new classifier that serves as a selector or a task arbiter. The results of the four approaches to prove that the processor is prepared by incorporating a variable bitspace adder selectors can provide optimality of 0.43%.
INTRODUCTION
A system which drafted to improve reliability to rapid change (eg, changes in environmental conditions) that should give the right answers at the right time (timing correctness). In general, the concept is known as real time systems. Accuracy or delay of answers influences diverse characters that appear in the results of a computational process. Timeliness of an out answer affected by a range of response time is different for each system, depending on the demands of the environment in which the system works, and the process varies from a very short time span to that long one. The delay time of a system (or subsystem) to produce the right answers potentially raises the risk that threatens the success of other systems. [1] [2] .
Various approaches have been tested to meet the deadline on the real-time calculation system. This diversity can be divided into two groups: the software group, for example, the level of the operating system that focuses on developing systems Rate monotonic scheduling, (Lehoeczky et al., 1989) , Non-preemptive, (Jeffay et al., 1991; Parks, Lee, 1995) , Earliest Deadline First (EDF), Stankovic et al., (1998) , Increase Reward Service (IRIS), Dey et al., (1993) , Imprecise computation, Liu et al., (1991) and the level of the hardware group that seeks through the processor clock speed or by enlarging the size of the granulation operation with k-bit, Real time arithmetic Units, Mora-Mora et al., (2006) .
A simple review on the two groups approach to software and hardware above do not provide the ultimate solution is real-time system, although it has been developed back in the new scheduling techniques and computing hardware architecture.
In addition, a clock accelerated processor aims to build a system that does fast calculations performed with the effort to minimize the average value of the deadline for a number of task in a process [3] . This is different from the purpose of the construction real-time system which seeks to meet the deadline of each task. However, the most important thing from a real-time system is predictability, not the speed that has a meaning very relative. Each quick calculation will greatly assist in the fulfillment of short business deadline, but a quick calculation predictability alone cannot guarantee an exact-time system.
In fact, a real-time systems work correctly only if there are no timing failures. However, a timing failure will occur in varying amounts of time when the system is experiencing overloaded conditions (due to changes in environmental conditions) so that the system must be reset the task, a task that must be done to respond to these changes, although the real-time system with overload conditions cannot be avoided.
Degree of accuracy is also determined by the limited time available to achieve a real-time system. Therefore, the required limit or range of calculated results can provide answers in a decision-making process. Determination of the accuracy of the results of arithmetic calculations generally cannot be performed before the execution of the calculation is completed. The calculations may become vulnerable as a result of failure if the time available is not sufficient. If combined, timing and accuracy can determined degrees of precision of an operation such as arithmetic operations.
In addition to some things (timing, accuracy and precision) required timing selection, accuracy and precision be an interesting thing to be set for the system 'still' meet to real-time-ness. Interestingly, until now, there is no mechanism that can play the selector function represented by the hardware or software assigned to it. Every selection would consider the parameters of time, accuracy and precision so that the real-time system achieves its target [1] .
SYSTEM REQUIREMENTS
The content of arithmetic adder structured on a model designed to be placed in each variable bitspace is built in stages in Figure 1 [4] .
ISSN: 2252-5459 (Online) FIGURE 1. Block model of variable bitspace adder [4] All arithmetic adder functions are built on a MatLab R12a software tool in the granulation choice of 4, 8, 16, 32, and 64 bits and each will be associated with a selector that is placed at the front arithmetic architecture.
This selector also functions as a bitspace selector (granulation unit terms) aims to better ensure the timely achievement of a new computing paradigm for a particular arithmetic computational process.
SELECTOR FUNCTION
Selector function as a regulator of the use of resources, in this case the variable bitspaces adder precision of 4, 8, 16, 32, and 64 bits in accordance with the type and size of the incoming task. This is a little different from the bus arbiter arbitration which sets resources on the same bit width, such as 32-bit or 64-bit only.
In addition to the task set selector type, incoming bits width is adjusted to the task before processing in variable bitspace adder. By using this component, the expected time of execution of a task or series of tasks can be predicted faster in real-time.
In addition to the task selector has the function of selecting a variable bitspace, also designed selector accuracy of which are built in functions to obtain a value adder arithmetic accuracy despite the computing process has not been completed as a whole.
DESIGN ARCHITECTURE
The design of the variable bitspace adder that nested built from LUT FPGA totaling 16 blocks with granulation bit width k = 4 with the initial assumption that the width of the 64 bit operand. Each LUT contains 2 pieces of full adder (FA) which will perform the sum functions with the result of the upper limit and lower limit, as shown in the block diagram in Figure 2 . The difference in the computational calculations is primarily aimed at achieving the optimality of the time by installing a selector which functions as a sorting task or without selector.
The value of the accuracy-between can be a substitute accuracy when time constraints are not achieved or time restrictions by programmers who can be counted by (1) the following equation approach. Assuming that the maximum accuracy depends on the results of computing the value of the upper limit is currently underway computing. Accuracy-between is the accuracy of which is the width of the range between the upper limit value and lower limit value. The unit arithmetic of variable bitspace adder are designed with the following criteria, they can :
1. Can choose bitspace accordance with the bit width of task which will perform the computing process; 2. Can provide certainty when it generates a time-answer with an accuracy that could determine the level of its optimality; 3. Able to provide results-answer pair, in the form of an upper value and a lower value; 4. Able to produce answers with high accuracy since the beginning of the process of execution.
Realization of Figure 2 , has been poured into the pattern of the arithmetic computing unit variable bitspace adder is designed with a width of 8 block and the bits of k = 4, shown in Figure 3 . The block of variable bitspace arithmetic adder in Figure 3 contains a decoder circuit, selector, k-operators, multiplexers and variable precision computing pattern. Each circuit serves to realize the the purpose of achieving the time optimality of variable precision accuracy if the minimum has been reached.
TESTING OF ARCHITECTURE DESIGN
The stages of testing and analysis of results of tests performed for each variable bitspace adder architectures (8 bit and 16 bit) that has been designed orthogonal.
The test results of arithmetic unit variable bitspace adder that will be reviewed in this paper only architectural patterns 8 bit and 16 bit are the result of the integration of the concept of some of the methods applied by means of simulation tools MatLab R12a. From the simulation results of this unit will look for optimal accuracy values at a desired time (time driven).
The following will be given a snippet of test results variable bitspace adder/sub on operand 8 bits of random data and a graph accuracy values obtained. Step 1 Result
Step 2 Result
Step 3 Result
Step 4 The test results of variable bitspace adder arithmetic unit is the result of the integration of the concept of multiple methods through simulation released by MatLab simulator R12a. These test results (Figure 4 ) in the form of value upper limit and lower limit, maximum deviation, error and accuracy. The testing of 8 bit single-operand (stand alone) with the amount of test data for 76.800 (equivalent to 1 layer (R or G or B) in the first frame), resulting in the achievement of high accuracy in the first cycle, which on average amounted to 89.09% (Table 1 ) with a value of error of 8% (the difference between the first cycle upper limit -lower limit first cycle). The next test in the same bitspace but uses data that is multi-operand, as shown in Figure 5 .
In testing the 8-bit multi-operand (8, 16, 32, 64) with the amount of test data of 1000 data by the number of trials testing 10 times of the experiment resulted in the achievement of accuracy in cycles / bit operand 4th of 93.75% with a value of error of 16:25 %.
From some reference pictures, variable-bitspace architectural design shows that the accuracy of the results has been through the process of selecting selector / arbitrator with a wide selection of bitspace by 8 bits.
For bitspace 16, 32 and 64 bit multi input operand by the amount of data and the same experiment produced accuracy values both between and achievement of the desired level of accuracy as a programmer like in Figure 5 .
Referring to Table 1 . The testing on 100 single operand of random data, have shown that the accuracy of the results have been very high in the first cycle in the granulation k = 4 with an average value of 88.92%.
Value of accuracy in the first cycle of this MSB technique, when compared with the use of LSB technique that still exist in today's modern computer, has a difference of accuracy of 81.86%. This value is derived from the difference in accuracy values in the first cycle of each technique, in which the technique of large LSB accuracy at the first cycle average on random data 100 by 7.05%. All the results in Table 1 , the testing method MSB when compared with the methods of calculation and testing LSB proved extremely significant difference, as shown in Figure 4 and in Figure 5 . The test results of real data (image 8 bits) with testing using random data, generated in the form of value upper limit and lower limit, maximum deviation, error and accuracy. The following will be given a snippet of test results bitspace variable adder/sub on operand 8 bit image data containing noise, as well as a graph accuracy values obtained. The test results are displayed in graphical user interface (GUI) in order to further facilitate the analysis of changes in the form of pictures and graphs generated. In testing using real data in the form of 8-bit image above to produce accuracy is also high on the first cycle, which is an average of 88.90% for 1 frame (R or G or B) with a size of rows and columns each 10. Referring to Table 2 , the test at 1000 random data on variables bitspace adder multi-operand with 100 attempts, has shown that the accuracy of the results have been very high in the first cycle in the granulation k = 4 with an average value of 89.35%. The first cycle accuracy value at this MSB technique when compared with the use of LSB technique that still exist in today's modern computer, has a difference of accuracy of 82.54%. This figure is derived from the difference in the value of the accuracy of cycle / first step of each technique, in which the technique of large LSB accuracy at an average first cycle in a random data in 1000 amounted to 6.99%.
Based on Table 1 and Table 2 , between variables bitspace adder multi-operand with single-operand at the same bitspace (8 bit) has the distinction of accuracy, the accuracy of the variables bitspace adder multi-operand is higher than single-operand, which is 89.35% and 88.92%.
This has proved that the use of selectors within a variable bitspace adder/sub architecture can provide improved accuracy of 0.43%.
CONCLUSION
Apparently, the placement of the beginning of the task selector variable bitspace architecture adder/sub guarantee the accuracy of the optimality of time so that predictability can be determined prior to the completion of the computing process is completed. The optimal time can be evidenced by the increased accuracy of 0.43% with proven that more optimal if using selectors and collectors.
RESEARCH FUTURE
This paradigm shift has significantly missed and expected more significantly, if architecture variable bitspace adder will be tested on the data input derived from the actual environment (weather, medical analysis, data mining)
